Week 10 Lecture 2

Compilation and Make

Compilation

- We use gcc to compile.
 - Gnu open source
- Here it combines
 - Preprocessing
 - Compilation
 - Assembly
 - Linking



Hello.c

```
    Preprocessor
    #include <stdio.h>
    C
    int main(int argc, char *argv[]) {
        printf("Hello world\n");
        return 0;
        }
        hello.c (END)
```

Preprocessing

- C is unusual in that it include a preprocessor.
 - The preprocessor commands start with a '#'
 - The commands change the text of the file before compilation
 - #include <stdio.h> is a preprocessor command.
 - It is replaced with the content of the file stdio.h
 - Contains the function templates for the standard C I/O files.
 - Modern languages do not require functions templates to appear before their use
 - The compiler looks for all of the functions before compiling
 - #include is not found in modern languages.

Week 10

Pre-processing 2

- Another pre-processor directive "#define"
 - This directive replaces the name being defined with the string following it.
 - For example, #define THREE 3 will replace every string in the file with the numeral 3.
 - By conventions all elements defined this way are printed in all-caps
 - Modern languages do no have macros because macros can be hard to debug

Week 10

Preprocess output: hello.i

Defines variables

```
char *_10_save_base;
char *_10_backup_base;
char *_10_save_end;

struct _10_marker *_markers;

struct _10_FILE *_chain;

int _fileno;
```

Defines functions

Compiling

- Compiling transforms C to assembly language
- Assembly language is a symbolic representation of machine language.
- Modern languages translate
 - directly into machine language because compilers optimize machine language better than humans.
 - Into an intermediate interpreted language so the compiled code can run on many machines.
 - An interpreter is a virtual machine
 - I.e., a simulated machine

Assembly Language "hello"

- Items starting with '.' instruct assembler
- Items ending with ':' are labels
- Instructions are pushq, movq, subq, movl, movq, call, and leave

```
🔵 🗊 student@wren: ~/sp/project1
                 "hello.c"
        .file
        .section
                         .rodata
.LCO:
        .string "Hello world"
        .text
        .qlobl main
                main, @function
        .type
main:
.LFB0:
        .cfi startproc
        pushq %rbp
        .cfi_def_cfa_offset 16
        .cfi offset 6, -16
                %rsp, %rbp
        .cfi def cfa register 6
                 $16. %rsp
                %edi, -4(%rbp)
        movl
                %rsi, -16(%rbp)
        pvom
                $.LCO, %edi
        movl
        call
                puts
                $0, %eax
        movl
        leave
        .cfi_def_cfa 7, 8
```

Assembly

- The assembler translates the assembly language to machine language.
- Output is a very long string of binary digits.
 - Some of these commands refer to programs in other files.
- It is difficult to display binary files.

Linker/Loader

- The linker adds the code from libraries so that the program can run.
- The loader instructs the computer on how to put the binary files in memory so the program will run.

Where are the Libraries

- cpp -v produces a list of directories searched.
 - Must specify libraries for files specified by quotation marks.
 - Standard libraries are surrounded by "< >"

```
#include "..." search starts here:
#include <...> search starts here:
    /usr/lib/gcc/x86_64-linux-gnu/4.9/include
    /usr/local/include
    /usr/lib/gcc/x86_64-linux-gnu/4.9/include-fixed
    /usr/include/x86_64-linux-gnu
    /usr/include
```

Why this is useful

- Files that have been compiled need not be compiled again unless they change.
- Compilation takes a long time, so not compiling files that do not change can save hours of compile time.
- However, keeping track of when files have been compiled is complicated.

Make

- Make is a program that defines how to build a programs.
 - Target dates are checked and actions taken only if they are out of date.
- Also allows multiple different activities on the same program.

Make example

Targets

 Can be made
 Dependencies
 Need to be up to date

 Actions

 Indicate how to make targets up to date

 Actions
 Makefile (END)
 student@wren: ~/sp/project1
 all: hello
 hello.o
 gcc -o hello hello.o

Make example 2

- make = make all
- make clean: removes .o and executable
- Touch updates file date
- Forcing new make
- Not made otherwise.

```
student@wren:~/sp/project1$ make
 acc -c hello.c
 gcc -o hello hello.o
 student@wren:~/sp/project1$ ls
 hello hello.c hello.o Makefile
►student@wren:~/sp/project1$ make clean
 rm hello.o hello
student@wren:~/sp/project1$ ls
 hello.c Makefile
 student@wren:~/sp/project1$ make all
 acc -c hello.c
 qcc -o hello hello.o
 student@wren:~/sp/project1$ ls
 hello hello.c hello.o Makefile
 student@wren:~/sp/project1$ touch hello.c
student@wren:~/sp/project1$ make
 acc -c hello.c
 gcc -o hello hello.o
student@wren:~/sp/project1$ make
 make: Nothing to be done for 'all'.
 student@wren:~/sp/project1$
```

Make Syntax

- Target separated from dependencies by ':'
- Actions on new lines which must start with a tab character
 - N.B. A common error is to put spaces in instead of a tab. They look the same.

```
dep1: [dep-1 dep-2 ...]
<tab>[command1
```

<tab>command2

<tab>.....]

Make for Calculator (variables)

```
CFLAGS = -Wall - std = c11 - g - rdynamic
.PHONY: clean
APP = calc
OBJS = calc.o main.o
TEST_OBJS = test/test.o test/test_main.o
```

Make for Calculator (all)

```
# There are two standard Targets your Makefile should probably have:
# "all" and "clean", because they are often command-line Goals. Also,
# these are both typically Artificial Targets, because they don't
# typically correspond to real files named "all" or "clean".

# The rule for "all" is used to incrementally build your system. It
# does this by expressing a dependency on the results of that system,
# which in turn have their own rules and dependencies.

all: $(APP)
```

Make for Calculator (clean)

```
# Here is a simple Rule (used for "cleaning" your build environment).
# It has a Target named "clean" (left of the colon ":" on the first
# line), no Dependencies (right of the colon), and two Commands
# (indented by tabs on the lines that follow). The space before the
# colon is not required but added here for clarity.
# Make clean removes all of the files that make creates and all of the
# emacs backup files.
clean:
    rm -f $(REBUILDABLES) $(BACKUPS) *~ **/*~
```

Make for Calculator (calc)

Make for Calculator (test)

```
# This rule says to make a test, which we will call calc_test, you
# will need the TEST_OBJS (test_main and test, both of which are in
# the test directory). We also need to include the cunit library
# (lcunit).
test : $(TEST_OBJS) calc.o
    gcc $(CFLAGS) -o calc_test $^ -lcunit
```

Make for Calculator (.o)

```
# Inis rule indicates that any time a file with a .o extension is
# older than the thing with a .c extension, recompile it. It also says
# to make recompile by calling the gcc compile the .c file using the
# CFLAGS and to put the output in the .o file.
%.o : %.c
gcc $(CFLAGS) -o $@ -c $<
```

Make for Calculator (Dependency)

```
# These are Dependency Rules, which are rules without any command.
# Dependency Rules indicate that if any file to the right of the colon
# changes, the target to the left of the colon should be considered
# out-of-date. The commands for making an out-of-date target
# up-to-date may be found elsewhere (in this case, by the Pattern Rule
# above). Dependency Rules are often used to capture header file
# dependencies.
# These say that calc.o also depends on calc.h and that test
calc.o: calc.h
test.o: test.h
```

Gcc Tutorial

 https://www3.ntu.edu.sg/home/ehchua/program ming/cpp/gcc_make.html